

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problems Mailbox.**

This Page Blank (uspto)



(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
26.01.2000 Bulletin 2000/04

(51) Int Cl.7: G11B 20/10, G11B 19/02

(21) Application number: 99305602.7

(22) Date of filing: 16.07.1999

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE

Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 22.07.1998 JP 20654898

(71) Applicant: SANYO ELECTRIC Co., Ltd.
Moriguchi-shi, Osaka (JP)

(72) Inventor: Tsukihashi, Akira
Gunma (JP)

(74) Representative:
Cross, Rupert Edward Blount et al
BOULT WADE TENNANT,
27 Furnival Street
London EC4A 1PQ (GB)

(54) Disk recording system

(57) When a buffer underrun decision circuit (17) decides that a buffer underrun is about to occur, data recording on the disk is interrupted by a recording control circuit (18). On the other hand, when the buffer underrun decision circuit (17) determines that a buffer underrun

situation has been avoided, data recording is resumed by the recording control circuit (18). At this time, data recording is resumed from a position of the disk which is continuous to data recorded by the time the data recording was interrupted, thereby recording new data continuous to the last recorded data.




Fig. 1

Description**BACKGROUND OF THE INVENTION****1. Field of the Invention**

[0001] The present invention relates to a disk recording system which allows data to be recorded in addition to already recorded data, and relates in particular to a disk recording system which ensures continuity of recorded data even when buffer underruns occur.

2. Description of Related Art

[0002] An optical disk recording system for recording data on a disk has been known in which a light beam is irradiated from an optical head onto a disk to change the reflectivity of a recording layer of the disk and thereby record data on the disk. Among such optical disk recording systems, a CD-R (recordable) drive of the CD (Compact Disc) family is a well known example in which a write-once medium that prohibits physical erasure of already recorded data is employed.

[0003] This write-once medium such as a CD-R, however, has a problem of buffer underruns in which a rate of data transfer for inputting data to a buffer does not keep up with a rate of data transfer for recording data on the medium, and this in turn leads to buffer underrun errors which cause the recorded data to be discontinuous. In the case of disc-at-once or track-at-once medium in which file groups to be written are previously designated, the recording medium cannot be used when such a buffer underrun error occurs.

[0004] Such buffer underrun error has become more likely to occur as the recording rate in CD-R drives has increased to be higher than 4 or 8 times the standard rate, and as personal computers are more often operated using multi-task functions. Accordingly, buffer underrun error is becoming a serious problem.

[0005] On the other hand, in a packet write system, data can be recorded by each packet, and therefore data recording is suspended until the data to be recorded fill the capacity of each packet, thereby preventing a buffer underrun error to occur. This is disclosed in, for example, Japanese Patent Registered Publication No. 284262.

[0006] Here, it is necessary to ensure a compatibility between a CD-R drive and a CD-ROM drive such that data recorded on a disk by a CD-R drive can be reproduced by a CD-ROM drive. However, a problem of this compatibility is also unsolved because the packet write system is not always applicable to CD-ROM drives.

[0007] Further, when a CD-R drive records audio data corresponding to a CD-DA, a packet write system is not applicable to the CD-R drive due to a compatibility with a CD-DA player.

[0008] In a packet write system, because link blocks must be formed for connecting packets, there is also a

problem of disk storage capacity.

SUMMARY OF THE INVENTION

5 [0009] According to the present invention, data to be added are synchronized by signal synchronizing means with data which have already been recorded on a disk and are then recorded at a recording start position on the disk detected by recording start position detecting means. Therefore, it is possible, when data recording is resumed, to record new data on the disk such that the new data are continuous to the data which have been recorded by the time data recording was interrupted. The added data can be reproduced in a manner continuous

15 to the already recorded data without adoption of a packet write system. In this way, a disk recording system which can record data on a disk while ensuring a compatibility with other disk reproducing systems can be provided.

20 [0010] Further, if it is determined that buffer underruns are about to occur, data recording to a disk can be interrupted. Then, once it is determined that a situation in which buffer underruns are about to occur has been avoided, recording is resumed at a position from which new data can be recorded continuous to the last data which were recorded immediately before the interruption of data recording. Accordingly, a buffer underrun error by which data are recorded on a disk discontinuously can be prevented, and therefore the recorded data are

25 reproducible, even on a disk reproducing system which can only read disks having continuously recorded data.

[0011] Further, in a disk recording system for recording data to which interleave processing is applied, data to be modulated are stored by an encoder when recording is interrupted to secure an interleave length necessary for new data to be inputted when recording is resumed. Therefore, even if data are interleaved, it is possible to modulate new data when recording is resumed such that they are continuous to the last data which have

30 been recorded on a disk immediately before the interruption of recording.

[0012] Further, a recording start position may be detected by determining an address of the last frame of the data recorded on a disk while referring to the address stored immediately before the interruption of recording. Therefore, as a process previous to a detection of a position at which recording is resumed, it is possible to reliably and quickly detect the position of the last data recorded immediately before the interruption of recording, whereby the position where recording is resumed can be detected reliably and quickly.

[0013] In particular, the recording start position is detected by detecting an address of the data corresponding to one frame previous to the last frame of the data recorded immediately before the interruption of recording and counting channel bits using, as a reference, a frame synchronizing signal firstly detected after the aforementioned address is detected. Therefore, it is

possible to additionally record new data on a disk in a manner continuous to the data record stored immediately before the interruption of recording.

[0014] Further, as an operation clock used for system control, a reproducing clock obtained by reproducing a pit signal may be used until the recording start position is detected, and when the recording start position is detected, the reproducing clock is switched to a recording clock used for data recording. Therefore, it is possible to make new data to be recorded on the disk synchronized with the data already recorded on the disk and to immediately initiate system control by means of a recording clock once a non-recorded region of the disk where a reproducing clock is not available is detected.

BRIEF DESCRIPTION OF THE DRAWINGS

[0015] These and other objects of the invention will be explained in the description below, in connection with the accompanying drawings, in which:

FIG. 1 is a block circuit diagram showing an example of a CD-R drive employed in a disk recording system according to the present invention; and
 FIG. 2 is a circuit block diagram showing a detailed structure of a system clock generator 21.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT

[0016] The preferred embodiment of the present invention will be described in further detail with reference to the accompanying drawings.

[0017] Fig. 1 is a block circuit diagram showing an example of a CD-R drive of a disk recording system according to the present invention.

[0018] In Fig. 1, reference numeral 1 denotes an optical head which irradiates a laser beam to trace a disk for writing/reading data onto/from the disk, while numeral 2 denotes an RF amplifier for amplifying an RF signal (a high frequency signal) obtained from the optical head which reads recorded data on the disk, and for coding the RF signal as binary data to be then output as digital data. Reference numeral 3 denotes a head servo which performs focusing control for feeding back an output of the optical head 1 via the RF amplifier 2 so as to focus a laser beam on a signal surface of the disk and tracking control so that the laser beam will follow a signal track of the disk, as well as thread feeding control for moving the optical head 1 in the radial direction of the disk.

[0019] Numeral 4 denotes a decoder for demodulating the digital data output from the RF amplifier 2, and 5 denotes a subcode demodulating circuit for demodulating a separated subcode.

[0020] Numeral 6 denotes a wobble decoder having an ATIP (Absolute Time In Pre-groove) demodulating circuit 7 which extracts wobble components of 22.05kHz from a pre-groove signal of a disk obtained via the RF

amplifier 2, generate components required for rotation control of the disk and also demodulates an ATIP from the wobble components.

[0021] Numeral 8 denotes an interface which controls, via a connection terminal 9, data transmission and data reception to and from a host personal computer 10 connected outside the system. Numeral 11 denotes an encoder which modulates data input thereto via the interface 8 into recording data to be recorded in the disk and 12 denotes an input data RAM for storing input data to be modulated by the encoder 11.

[0022] When the encoder 11 modulates data based on the CD-ROM standard, a sync, a header, an EDC (Error Detection Code), and an ECC (Error Correction Code) for CD-ROM data are added to the input data. Subsequently, a process with a CIRC (Cross Interleaved Reed-Solomon Code) which is an error correction code of a CD system is applied while a subcode is added, and further EFM (Eight to Fourteen Modulation) is performed and a synchronizing signal is added.

[0023] Numeral 13 denotes an internal RAM which is provided inside the encoder 11 and is used for modulation processing by the encoder 11. Numeral 14 denotes a laser drive circuit for driving a laser source of the optical head 1 so as to perform data recording based on the recording data of the EFM data outputted from the encoder 11.

[0024] Numeral 15 denotes a system control circuit which performs system control with regard to disk recording and reproducing. Specifically, the system control circuit comprises an access control means 16 for controlling access by selectively referring to a subcode address of absolute time information in a subcode (sub Q data), which is demodulated by the subcode demodulating circuit 5, and to an ATIP address of absolute time information in ATIP which is demodulated by the ATIP demodulating circuit 7; buffer underrun decision means 17, which monitors data capacity stored in the input data RAM 12 for determining that buffer underruns are about to occur in which the data transfer rate for data input cannot keep up with the data transfer rate for recording data on the disk and therefore data to be recorded become inadequate or that the situation in which buffer underruns are about to occur has been avoided; recording control means 18 for controlling data recording on the disk in accordance with a decision made by the buffer underrun decision means; recording start position detecting means 19 for detecting the leading end of the non-recorded region on the disk in which no data are recorded to detect a recording start position at which the recording control means 18 starts data recording; and signal synchronizing means 20 for synchronizing new data to be recorded with the data which are already recorded on the disk by using a synchronizing signal of the subcode extracted by the decoder 4 and the sub Q data demodulated by the subcode demodulating circuit 5. The system control circuit 15 may be a microcomputer operating as each of the aforementioned means through

execution of software instructions. It may be preferable, however, for any of the aforementioned means to be hardware circuits.

[0025] Numeral 21 denotes a system clock generating circuit for generating an operation clock which is used for system control of the entire operation for disk recording and reproducing, the circuit comprising two PLL (Phase Lock Loop) circuits for selectively establishing synchronization with a reproducing clock obtained by reproducing EFM data outputted from the RF amplifier 2 or with a reference clock having an accuracy of a quartz oscillator.

[0026] As shown in Fig. 2, the system clock generating circuit 21 comprises a reproducing clock system for use in reproducing operation and a reference clock system for use in recording operation. The reproducing clock system is constituted by a PLL circuit in which the phase of a reproducing clock reproduced by a clock reproducing circuit 22 and the phase of an output from a VCO (Voltage Control Oscillator) 23 are compared with each other by a first phase comparator 24, which then generates an output voltage in accordance with a phase shift between the reproducing clock and the output from the VCO 23, and the output voltage is converted, by a first LPF (low pass filter) 25, into a dc voltage, which is fed back to the VCO 23 via a switch circuit 26. On the other hand, the reference clock system is constituted by a PLL circuit in which the phase of a reference clock generated by a quartz oscillating circuit 27 and the phase of an output from the VCO 23 are compared with each other by a second phase comparator 28, which then generates an output voltage in accordance with a phase shift between the reference clock and the output from the VCO 23, and the output voltage is converted, by a second LPF 29, into a d.c. voltage, which is fed back to the VCO 23 via the switch circuit 26.

[0027] In the disk recording system thus constituted, the recording operation is executed as follows. First, the personal computer 10 operates to allow data recording on the disk, thereby generating commands in accordance with the operation. The commands are then inputted via the interface 8 and recognized by the system control circuit 15 to perform recording operation.

[0028] When performing recording operation, the switch circuit 26 is switched by the signal synchronizing means 20 such that the reference clock system operates, and the system clock generator 21 is in the condition in which a reference clock is generated. Thus, each circuit shown in Fig. 1 is now ready to operate in synchronism with a reference clock.

[0029] Specifically, the optical head 1 is controlled such that a laser output for performing disk reproduction reads a pre-groove signal of the disk. After the pre-groove signal read by the optical head 1 is subjected to wave-shaping by the RF amplifier 2, the wobble components are extracted by the wobble decoder 6 from the signal, and an ATIP is demodulated from the wobble components by the ATIP demodulating circuit 7.

[0030] Data output from the personal computer 10 to be recorded on the disk are supplied via the interface 8 to the encoder 11, which modulates the data into suitable recording data.

5 [0031] When the laser beam for tracing from the optical head 1 reaches a write area on the disk, data to be recorded are sequentially output by each EFM frame from the encoder 11, and address data indicating the address of the corresponding output data are sequentially updated and stored in the address memory 15a of the system control circuit 15.

[0032] The laser drive circuit 14 drives a laser source of the optical head 1 based on the recording data output from the encoder 11, thereby recording the data on the disk.

15 [0033] When recording data on the disk, the system clock generator 21 generates a reference clock, and data recording is performed by each predetermined frame in synchronism with the reference clock.

20 [0034] During data recording, however, when the data transfer rate for outputting data from the personal computer 10 lags behind the data transfer rate for writing the data on the disk, or, in other words, when the transfer rate for inputting data to the encoder 11 becomes slower than the transfer rate for outputting data from the encoder 11, the data amount stored in the RAM 12 decreases.

25 [0035] This condition would eventually result in the RAM 12 for storing data becoming empty. If this occurs, the buffer underrun decision means 17 determines that buffer underruns are about to occur, thereby generating a decision signal indicating this situation. In response to this decision signal, the recording control means 18 determines the interruption of the recording on the disk and the output of 'data' from the encoder 11 is interrupted.

30 [0036] Simultaneously, the optical head 1 terminates irradiating a writing beam, to thereby interrupt the data recording on the disk. Here, it is also possible that the buffer underrun decision means 17 determines that buffer underruns are about to occur when it detects that the data stored in the RAM 12 is less than a predetermined amount.

35 [0037] When data output from the encoder 11 is interrupted, the address data corresponding to the address of the last frame of the data which were output from the encoder 11 immediately before the interruption of recording are stored in the address memory 15a of the system control circuit 15. Thus recorded address data are constituted by time information of Q channel data of a subcode (sub Q data) and address information indicating the position (No. of data) in an EFM frame in the time information. In accordance with the address data stored in the address memory 15a, the signal synchronizing means 20 manages the hour, minute, and frame of the time information in the sub Q data and the position of an EFM frame in the time information the address of the last frame of the data recorded on the disk indicates.

40 [0038] Under this condition, when new data are input to the encoder from the personal computer 10, the ac-

cess control means 16 access the data which had been recorded on the disk before data recording was interrupted using the ATIP demodulated by the ATIP demodulating circuit 7, and the optical head 1 begins tracing. The tracing may be started, for example, from the position several tracks before the address stored in the address memory 15a.

[0038] In this tracing process, a pit signal on the disk formed by recording data on the disk is read out. When the EFM data can be obtained from the read pit signals, the system clock generating circuit 21 is switched by the signal synchronizing means 20 from the condition where a reference clock is generated to the condition where a reproducing clock in synchronism with the EFM data is generated. Accordingly, each circuit shown in Fig. 1 turns to be operated in synchronism with the reproducing clock and the encoder 11 is also ready to perform a modulation process in synchronism with the reproducing clock.

[0039] The encoder 11 comprises the internal RAM 13 for storing data to be modulated. The internal RAM 13 is configured such that data necessary for CIRC processing is secured when the data recording is interrupted so as to secure the interleave length (maximally 108 frames for EFM frames) necessary for newly input data. Here, it is also possible to increase the capacity of the buffer 12 to be used as a memory for securing the interleave length, thereby omitting the internal RAM 13.

[0040] When the encoder 11 is ready to perform modulation processing in synchronism with the reproducing clock, the recording data to be output from the encoder 11 are synchronized with the data already recorded on the disk using a synchronization signal of a subcode extracted by the decoder 4 and sub Q data demodulated by the subcode demodulating circuit 5 by the signal synchronizing means 20. By means of the recording control means 18, the encoder 11 is turned into a standby status for outputting data corresponding a frame next to the last frame of the data recorded on the disk immediately before the interruption of recording while referring to the address data stored in the address memory 15a.

[0041] When the encoder 11 is in the standby status, the recording start position detecting means 19 detects the leading end position of the non-recorded region of the disk immediately after the recorded region in which data are already recorded, by referring to the address data stored in the address memory 15a.

[0042] The position of the leading end in the non-recorded region is detected based on the time information of sub Q data and the EFM frame position in the time information. For the subcode frame (a collection of 98 units of EFM frames), detection is performed by the sub Q data, whereas, for the EFM frame, channel bits are counted one at a time using a synchronization signal as a reference, thereby determining the terminal end of the last frame of the data recorded on the disk. Here, it is previously determined how many channel bits constitute one frame.

[0043] When the leading end of the non-recorded region is detected, the system clock generating circuit 21 is immediately switched by the signal synchronizing means 20 from the status in which a reproducing clock in synchronism with the EFM data is generated to the status in which a reference clock is generated. Now, the reference clock becomes an operation clock for the encoder 11.

[0044] Here, the system clock generating circuit 21 has the construction shown in Fig. 2. Specifically, a reproducing clock generated by the clock reproducing circuit 22 is inputted in the first phase comparator 24 where the phase of the reproducing clock is compared with the phase of an output from the VCO 23. The comparison result outputted from the first phase comparator 24 is inputted via the first LPF 25 into the switch circuit 26.

[0045] On the other hand, a reference clock generated by a quartz oscillating circuit 27 is inputted in the second phase comparator 28 where the phase of the reference clock is compared with the phase of an output from the VCO 23. The comparison result outputted from the second phase comparator 28 is inputted via the second LPF 29 into the switch circuit 26.

[0046] The switch circuit 26 selects the first LPF 25 until the leading end position of the non-recorded region of the disk is detected. Accordingly, in this condition, the first phase comparator 24, first LPF 25 and the VCO 23 operate as a phase locked loop (PLL) for a reproducing clock while the system clock generating circuit 21 outputs a reproducing clock as an operation clock for the system.

[0047] On the other hand, when the leading end position of the non-recorded region is detected, the switch circuit 26 is switched such that the second LPF 29 is selected.

Accordingly, in this condition, the second phase comparator 28, second LPF 29 and the VCO 23 operate as a phase locked loop (PLL) for a reference clock while the system clock generating circuit 21 outputs a reference clock as an operation clock for the system.

[0048] When the switch circuit 26 is switched, a control voltage for controlling the VCO 23 is gradually changed to a voltage of the selected PLL due to a time constant of the first LPF 25 or the second LPF 29. Therefore, when the condition is switched from where a reproducing clock is generated to where a reference clock is generated, a system clock generated from the system clock generating circuit 21 is also changed gradually from a reproducing clock to a reference clock.

[0049] Simultaneously with the switching of a system clock, the recording control means 18 allows data to be output from the encoder 11, thereby resuming the data recording on the disk.

[0050] In this case, synchronism has been established between the data to be outputted from the encoder 11 and the data already recorded on the disk, and the encoder 11 outputs data corresponding a frame next to the frame of the data recorded by the time data record-

ing was interrupted. Accordingly, data recording is resumed from the position of the disk which is continuous to the last data recorded by the time recording was interrupted, and now data corresponding a frame subsequent to the frame of the last recorded data can be recorded.

[0051] The foregoing embodiment has a structure which assumes that a disk having data recorded by a constant linear velocity (CLV) is rotationally controlled by the same method and therefore a reference clock is generated as a system clock used for recording operation. However, in the case where a disk having data recorded by a linear velocity constant method is rotationally controlled by a constant angular velocity (CAV), a clock in synchronism with wobble components extracted by the wobble decoder 6 may be generated as a system clock for use in the recording operation.

[0052] While the preferred embodiment of the present invention has been described using specific terms, such description is for illustrative purposes only, and it is to be understood that changes and variations may be made without departing from the spirit or scope of the appended claims.

Claims

1. A data recording system for recording data on a disk, comprising:

a recording control circuit for controlling interruption and resumption of data recording on the disk;
a recording start position detecting circuit for detecting, as a recording start position on the disk, a position continuous to the trailing end of data which have been recorded discontinuously on the disk due to the interruption of recording, when the recording is resumed after the interruption of recording by the recording control circuit; and
a signal synchronizing circuit for allowing data to be additionally recorded on the disk after the recording is resumed, to be synchronized with data recorded on the disk immediately before the interruption of recording;
wherein, when the recording is resumed, the data are recorded on the disk in synchronism with the already recorded data.

2. A data recording system of claim 1, further comprising:

an encoder for modulating input data into recording data suitable to be recorded on the disk; and
a buffer underrun detecting circuit for detecting buffer underruns in which data to be recorded

on the disk are inadequate when a data transfer rate for inputting data to the encoder is slow or than a data transfer rate for recording data output from the encoder on the disk,
wherein said recording control circuit controls the interruption and resumption of recording based on detection results from said buffer underrun detecting circuit.

5 10 3. A data recording system of claim 2, further comprising a buffer for storing said input data,

15 wherein said buffer underrun detecting circuit detects buffer underruns by monitoring the amount of data amount stored in said buffer.

4. A data recording system as defined in Claim 2,

20 wherein said encoder has a memory for storing the input data and
wherein said memory has a capacity required for securing a necessary interleave length for new data to be input when data recording is resumed.

25 5. A data recording system of claim 1,

30 wherein the data are recorded on the disk in frame units, and said recording start position detecting circuit sequentially stores addresses corresponding to the latest data to be recorded on the disk and detects the recording start position by detecting the last frame address of the data stored on the disk while referring to the address of the data stored immediately before the interruption of data recording onto the disk.

35 6. A data recording system of claim 5,

40 wherein said recording start position detecting circuit detects the recording start position by detecting the address of the data recorded on the disk immediately before the interruption of data recording and, after the address is detected, counting channel bits using a frame synchronization signal as a reference.

45 7. A data recording system of claim 5,

50 wherein said recording start position detecting circuit detects the recording start position by detecting the address corresponding a frame which is one previous to the last frame of the data recorded on the disk immediately before the interruption of data recording and counting channel bits using as a reference, a frame synchronization signal which is first detected after the detection of the address.

8. A data recording system of claim 1,

wherein the data are stored on the disk as a pit signal, and

wherein, as an operation clock for use in system operation, a reproducing clock obtained by reproducing said pit signal is used until the recording start position is detected by the recording start position detecting circuit and said reproducing clock is switched to a recording clock for use in recording data when the recording start position is detected by said recording start position detecting circuit.

5

10

15

20

25

30

35

40

45

50

55




Fig. 1




Fig. 2



DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (HCL7)
A	EP 0 825 602 A (PIONEER ELECTRONIC CORP) 25 February 1998 (1998-02-25) * column 11, line 35 - line 43 * * column 14, line 25 - column 16, line 33 * * column 17, line 1 - line 35; figures 4,5 *	1-8	611B20/10 611B19/02
D,A	PATENT ABSTRACTS OF JAPAN vol. 1996, no. 10, 31 October 1996 (1996-10-31) & JP 08 147879 A (YAMAHA CORP), 7 June 1996 (1996-06-07) * abstract *	1-8	
A	US 5 583 838 A (ITOH TAKASHI) 10 December 1996 (1996-12-10) * column 9, line 53 - column 10, line 31 *	1-3	
A	EP 0 726 571 A (SONY CORP) 14 August 1996 (1996-08-14) * claims 10-13; figures 9,10 *	1,8	
A	US 5 315 571 A (MAEDA SHIGEMI ET AL) 24 May 1994 (1994-05-24) * column 11, line 6 - column 13, line 34; figures 1-3 *	1,8	G11B
A	EP 0 520 381 A (SONY CORP) 30 December 1992 (1992-12-30) * figures 2,4,5 *	1	
A	US 5 343 455 A (TAKEUCHI TOSHIKUMI ET AL) 30 August 1994 (1994-08-30) * column 6, line 38 - line 60 * * column 10, line 26 - line 62 *	1	
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	15 November 1999	Brunet, L	
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons A : technological background O : non-patent disclosure P : intermediate document & : member of the same patent family, corresponding document	
EPO FORM 1602 (A4) (2001)			

ANNEX T THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 99 30 5602

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EPO file on The European Patent Office is in no way liable for those particulars which are merely given for the purpose of information.

15-11-1999

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
EP 0825602	A	25-02-1998		JP 10063433 A		06-03-1998
				CN 1181577 A		13-05-1998
				US 5815472 A		29-09-1998
JP 08147879	A	07-06-1996		JP 2842262 B		24-12-1998
US 5583838	A	10-12-1996		JP 6103576 A		15-04-1994
EP 0726571	A	14-08-1996		JP 8221903 A		30-08-1996
				CN 1147134 A		09-04-1997
				SG 34384 A		06-12-1996
				US 5694383 A		02-12-1997
				US 5831955 A		03-11-1998
US 5315571	A	24-05-1994		JP 4177670 A		24-06-1992
				JP 2585467 B		26-02-1997
				JP 4216373 A		06-08-1992
				CA 2054880 A,C		10-05-1992
				DE 69129834 D		27-08-1998
				DE 69129834 T		18-02-1999
				EP 0485234 A		13-05-1992
				KR 9707665 B		15-05-1997
EP 0520381	A	30-12-1992		JP 5002753 A		08-01-1993
				DE 69226732 D		01-10-1998
				DE 69226732 T		14-01-1999
				US 5295124 A		15-03-1994
US 5343455	A	30-08-1994		JP 3288367 A		18-12-1991
				JP 2915063 B		05-07-1999
				JP 3288368 A		18-12-1991

For more details about this annex : see Official Journal of the European Patent Office, No. 12/92

HPS Trailer Page
for

EAST

UserID: APsitos_Job_1_of_1

Printer: cpk2_3b15_gbkptr

Summary

Document	Pages	Printed	Missed	Copies
EP000974966A1	11	11	0	1
Total (1)	11	11	0	-